<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic RE: Asic to port allocation for X870 switch in ExtremeSwitching (EXOS/Switch Engine)</title>
    <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23107#M2169</link>
    <description>Interesting, so there is no benefit what so ever , of splitting port across the 96 10G preesentations.( 24 Port) &lt;BR /&gt;
&lt;BR /&gt;
Im a little confused by the output 1-34 what does that actually mean ..&lt;BR /&gt;
&lt;BR /&gt;</description>
    <pubDate>Thu, 18 Jan 2018 21:37:00 GMT</pubDate>
    <dc:creator>Rod_Robertson2</dc:creator>
    <dc:date>2018-01-18T21:37:00Z</dc:date>
    <item>
      <title>Asic to port allocation for X870 switch</title>
      <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23105#M2167</link>
      <description>I am trying to understand how the 96 ports of teh x870 are allocated to the asics.&lt;BR /&gt;
&lt;BR /&gt;
We currently have 32 port switches ( x650 ) and basically I do not want to port over the standard configuration of the existing switch , if the first 24 ports are serviced by the first asic ..</description>
      <pubDate>Tue, 16 Jan 2018 21:10:00 GMT</pubDate>
      <guid>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23105#M2167</guid>
      <dc:creator>Rod_Robertson2</dc:creator>
      <dc:date>2018-01-16T21:10:00Z</dc:date>
    </item>
    <item>
      <title>RE: Asic to port allocation for X870 switch</title>
      <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23106#M2168</link>
      <description>Hello Rod,&lt;BR /&gt;
&lt;BR /&gt;
X870 platform is built on a one ASIC, X650 has 2 ASICs. &lt;BR /&gt;
Ports are mapped as following:&lt;BR /&gt;
&lt;BR /&gt;
 X650-24x(SS).1 # debug hal run platform portmap  Slot: 1  CardType: X650-24x(SS)    ModId Unit(G/L) PIQ     Ports (FrontPanelPort - PIQPort)      0     1/0     56821-0   1-5   2-6   3-7   4-8   5-9   6-10                               7-15  8-16  9-17 10-18 11-19 12-20                                    1     2/1     56821-1  13-5  14-6  15-7  16-8  17-9  18-10                              19-15 20-16 21-17 22-18 23-19 24-20                              25-25 26-26 27-27 28-28   X870-96x-8c.23 # debug hal run platform portmap  Slot: 1  CardType: X870-96x-8c    ModId Unit(G/L) PIQ     Ports (FrontPanelPort - PIQPort)      0     0/0     56960-0   1-34  2-35  3-36  4-37  5-38  6-39                               7-40  8-41  9-42 10-43 11-44 12-45                              13-46 14-47 15-48 16-49 17-50 18-51                              19-52 20-53 21-54 22-55 23-56 24-57                              25-58 26-59 27-60 28-61 29-62 30-63                              31-64 32-65 33-68 34-69 35-70 36-71                              37-72 38-73 39-74 40-75 41-76 42-77                              43-78 44-79 45-80 46-81 47-82 48-83                              49-84 50-85 51-86 52-87 53-88 54-89                              55-90 56-91 57-92 58-93 59-94 60-95                              61-96 62-97 63-98 64-99 65-102 66-103                              67-104 68-105 69-106 70-107 71-108 72-109                              73-110 74-111 75-112 76-113 77-114 78-115                              79-116 80-117 81-118 82-119 83-120 84-121                              85-122 86-123 87-124 88-125 89-126 90-127                              91-128 92-129 93-130 94-131 95-132 96-133                              97-1  98-2  99-3  100-4  101-5  102-6                               103-7  104-8  105-9  106-10 107-11 108-12                              109-13 110-14 111-15 112-16 113-17 114-18                              115-19 116-20 117-21 118-22 119-23 120-24                              121-25 122-26 123-27 124-28 125-29 126-30                              127-31 128-32</description>
      <pubDate>Wed, 17 Jan 2018 14:18:00 GMT</pubDate>
      <guid>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23106#M2168</guid>
      <dc:creator>Necheporenko__N</dc:creator>
      <dc:date>2018-01-17T14:18:00Z</dc:date>
    </item>
    <item>
      <title>RE: Asic to port allocation for X870 switch</title>
      <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23107#M2169</link>
      <description>Interesting, so there is no benefit what so ever , of splitting port across the 96 10G preesentations.( 24 Port) &lt;BR /&gt;
&lt;BR /&gt;
Im a little confused by the output 1-34 what does that actually mean ..&lt;BR /&gt;
&lt;BR /&gt;</description>
      <pubDate>Thu, 18 Jan 2018 21:37:00 GMT</pubDate>
      <guid>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23107#M2169</guid>
      <dc:creator>Rod_Robertson2</dc:creator>
      <dc:date>2018-01-18T21:37:00Z</dc:date>
    </item>
    <item>
      <title>RE: Asic to port allocation for X870 switch</title>
      <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23108#M2170</link>
      <description>That is means &lt;BR /&gt;
"FrontPanelPort - PIQPort" == "1-34"&lt;BR /&gt;
&lt;BR /&gt;
Best Regards,&lt;BR /&gt;
Nikolay</description>
      <pubDate>Fri, 19 Jan 2018 14:30:00 GMT</pubDate>
      <guid>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23108#M2170</guid>
      <dc:creator>Necheporenko__N</dc:creator>
      <dc:date>2018-01-19T14:30:00Z</dc:date>
    </item>
    <item>
      <title>RE: Asic to port allocation for X870 switch</title>
      <link>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23109#M2171</link>
      <description>Ok moving on .&lt;BR /&gt;
&lt;BR /&gt;
Each port speed licence ( 17830 ) upgrades 6 QSFP ports to support 10-100 Gbit , max 4 licences per switch. So thats the first 24 ports covered ( 96 ports )&lt;BR /&gt;
&lt;BR /&gt;
So can I assume ( not a good thing to do ) :&lt;BR /&gt;
&lt;BR /&gt;
That the asic has multiple processors, one of those processor supports/controls 6 QSFP ports  aka licence !!!&lt;BR /&gt;
&lt;BR /&gt;
If not why do we licence 6 ports , whats the logic.&lt;BR /&gt;
&lt;BR /&gt;
The main reason for all these question , is to install the switches , and connect the ports , so that in a few years , nobody can say we made the wrong design decisions.&lt;BR /&gt;
&lt;BR /&gt;</description>
      <pubDate>Fri, 26 Jan 2018 20:13:00 GMT</pubDate>
      <guid>https://community.extremenetworks.com/t5/extremeswitching-exos-switch/asic-to-port-allocation-for-x870-switch/m-p/23109#M2171</guid>
      <dc:creator>Rod_Robertson2</dc:creator>
      <dc:date>2018-01-26T20:13:00Z</dc:date>
    </item>
  </channel>
</rss>

